

FEATURES OVERVIEW

- Interleaved PFC/PWM switching
- Low start-up and operating current
- Innovative switching charge multiplier-divider
- Multi-vector control for improved PFC output transient response
- Average-current-mode control for PFC
- Programmable two-level PFC output voltage
- PFC over-voltage and under-voltage protections
- PFC and PWM feedback open-loop protection
- Cycle-by-cycle current limiting for PFC/PWM
- Slope compensation for PWM
- Constant power limit for PWM
- Brownout protection
- Over-temperature protection (OTP)

APPLICATIONS

- Switching Power Supplies with Active PFC and Standby Power
- High-Power Adaptors

DESCRIPTION

The highly integrated SG6901A is designed for power supplies with boost PFC and flyback PWM. It requires


very few external components to achieve versatile protections. It is available in a 20-pin SOP package.

The patented interleave-switching feature synchronizes the PFC and PWM stages and reduces switching noise.

For PFC stage, the proprietary multi-vector control scheme provides a fast transient response in a low-bandwidth PFC loop, in which the overshoot and undershoot of the PFC voltage are clamped. If the feedback loop is broken, the SG6901A shuts off PFC to prevent extra-high voltage on output. Programmable two-level output voltage control reduces the PFC output voltage at low line input to increase the efficiency of the power supply.

For the flyback PWM, the synchronized slope compensation ensures the stability of the current loop under continuous-conduction-mode operation. Built-in line-voltage compensation maintains constant output-power limit. Hiccup operation during output overloading is also guaranteed.

In addition, SG6901A provides protection functions, such as brownout and RI pin open/short protection.






SG6901A

MARKING DIAGRAMS

PIN CONFIGURATION



ORDERING INFORMATION

Part Number	Pb-Free	Package
SG6901ASZ	Ø	20-pin SOP



SG6901A

PIN DESCRIPTIONS


VRMS 1 Line-Voltage Detection voltage, and brownout protection. For brow after a delay time when the VRMS voltage Reference setting. One resistor connected switching frequency. The switching frequent in KΩ. For example, if R is equal to 24KΩ, OTP 3 Over Temperature Protection Reference setting. One resistor connected switching frequency. The switching frequent in KΩ. For example, if R is equal to 24KΩ, OTP 3 Over Temperature Protection This is nupplies an over-temperature prot this pin. An external NTC thermistor decrease the voltage of the OTP pin drops below the impedance of the NTC thermistor decrease the voltage of the OTP pin drops below the an internal sawtooth and determines the pi PFC Current Amplifier IPFC 5 PFC Current Amplifier The inverting input of the PFC current amplif an internal sawtooth and determines the pi result in excellent input power factor via av average-current-mode control. ISENS 7 Peak Current Limit Setting for PFC The non-inverting input of the PFC current external compensation circuits will result in average-current-mode control. ISENS 7 Peak Current Limit Setting for PFC The control input for voltage-loop feedback through a 6.5kΩ resistance. Usually an ext circuit is connected to this pin. IPWM 9 PWM Current Sense The current-sense input for the flyback PW provides the control input for peak-current- limiting. AGND 10 Ground Signal ground.	drops below a threshold. between RI and ground determines the icy is equal to [1560 / RI] KHz, where RI is the switching frequency is 65KHz. ection signal. A constant current is output from be connected from this pin to ground. The is whenever the temperature increases. Once OTP threshold, the SG6901A is disabled. ier. The signal from this pin is compared with ulse width for PFC gate drive.
RI 2 Oscillator Setting Reference setting. One resistor connected switching frequency. The switching frequer in KΩ. For example, if R _i is equal to 24KΩ, This pin supplies an over-temperature prot this pin. An external NTC thermistor decrease the voltage of the OTP pin drops below the impedance of the NTC thermistor decrease the voltage of the OTP pin drops below the IEA IEA 4 Output for PFC Current Amplifier This is the output of the PFC current amplifier an internal sawtooth and determines the pi result in excellent input power factor via av Amplifier IIPFC 5 Inverting Input for PFC Current Amplifier The inverting input of the PFC current amplifier average-current-mode control. IIMP 6 for PFC Current Amplifier The non-inverting input of the PFC current external compensation circuits will result in average-current-mode control. ISENS 7 Peak Current Limit Setting for PFC. The control input for voltage-loop feedback through a 6.5kΩ resistance. Usually an ext circuit is connected to this pin. IPWM 9 PWM Current Sense The current-sense input for the flyback PW provides the control input for peak-current-limiting. AGND 10 Ground Signal ground. SS 11 PWM Soft-Start During startup, the SS pin will charge an exconstant current source. The voltage on FE the event of a protection condition occurrin be quickly discharged. OPWM 12 PWM Gate	between RI and ground determines the incy is equal to [1560 / RI] KHz, where RI is the switching frequency is 65KHz. ection signal. A constant current is output from be connected from this pin to ground. The swhenever the temperature increases. Once OTP threshold, the SG6901A is disabled. ier. The signal from this pin is compared with ulse width for PFC gate drive.
OTP3Over Temperature Protectionthis pin. An external NTC thermistor must to impedance of the NTC thermistor decreases the voltage of the OTP pin drops below theIEA4Output for PFC Current AmplifierThis is the output of the PFC current amplif an internal sawtooth and determines the pinIPFC5Inverting Input for PFC Current AmplifierThe inverting input of the PFC current amplif result in excellent input power factor via av average-current-mode control.IMP6Non-inverting Input for PFC Current AmplifierThe non-inverting input of the PFC current external compensation circuits will result in average-current-mode control.ISENS F7Peak Current Limit Setting for PFCThe control input for voltage-loop feedback through a 6.5kΩ resistance. Usually an ext circuit is connected to this pin.IPWM IPWM9PWM Current SenseThe current-sense input for the flyback PW provides the control input for peak-current- limiting.AGND10GroundSignal ground.SS11PWM Soft-StartDuring startup, the SS pin will charge an ex- constant current source. The voltage on FE the event of a protection condition occurrin be quickly discharged.OPWM12PWM Gate DriveThe totem-pole output drive for the Flyback clamped under 17V to protect the MOSFE GNDOPEC14PEC Gate DriveThe totem-pole output drive for the PFC M	be connected from this pin to ground. The swhenever the temperature increases. Once OTP threshold, the SG6901A is disabled. ier. The signal from this pin is compared with alse width for PFC gate drive.
IEA4Current Amplifieran internal sawtooth and determines the present in the inverting input of the PFC current amplifierIPFC5Inverting Input for PFC Current AmplifierThe inverting input of the PFC current amplifierIMP6Non-inverting Input for PFC Current AmplifierThe non-inverting input of the PFC current external compensation circuits will result in average-current-mode control.ISENS7Peak Current Limit Setting for PFCThe peak-current setting for PFC.FBPW8PWM Feedback InputThe control input for voltage-loop feedback through a 6.5kΩ resistance. Usually an ext circuit is connected to this pin.IPWM9PWM Current SenseThe current-sense input for the flyback PW provides the control input for peak-current-limiting.AGND10GroundSignal ground.SS11PWM Soft-StartDuring startup, the SS pin will charge an exconstant current source. The voltage on FE the event of a protection condition occurrin be quickly discharged.OPWM12PWM Gate DriveThe totem-pole output drive for the Flyback clamped under 17V to protect the MOSFEGND13GroundPower ground.OPEC14PEC Gate DriveThe totem-pole output drive for the PFC M	lise width for PFC gate drive.
IPFC5PFC Current AmplifierThe inverting input of the PFC current amplifierIMP6Non-inverting Input for PFC Current AmplifierThe non-inverting input of the PFC current external compensation circuits will result in average-current-mode control.ISENS E7Peak Current Limit Setting for PFCThe peak-current setting for PFC.FBPW M8PWM Feedback InputThe control input for voltage-loop feedback through a 6.5kΩ resistance. Usually an ext circuit is connected to this pin.IPWM9PWM Current SenseThe current-sense input for the flyback PW provides the control input for peak-current- limiting.AGND10GroundSignal ground.SS11PWM Soft-StartDuring startup, the SS pin will charge an ex- constant current source. The voltage on FE the event of a protection condition occurrin be quickly discharged.OPWM12PWM Gate DriveThe totem-pole output drive for the Flyback clamped under 17V to protect the MOSFEGND13GroundPower ground.OPEC14PEC Gate DriveThe totem-pole output drive for the PFC M	
IMP6for PFC Current Amplifierexternal compensation circuits will result in average-current-mode control.ISENS E7Peak Current Limit Setting for PFCThe peak-current setting for PFC.FBPW M8PWM Feedback InputThe control input for voltage-loop feedback through a 6.5kΩ resistance. Usually an ext circuit is connected to this pin.IPWM9PWM Current SenseThe current-sense input for the flyback PW provides the control input for peak-current- limiting.AGND10GroundSignal ground.SS11PWM Soft-StartDuring startup, the SS pin will charge an ex- constant current source. The voltage on FE the event of a protection condition occurrin be quickly discharged.OPWM12PWM Gate DriveThe totem-pole output drive for the Flyback clamped under 17V to protect the MOSFEGND13GroundPower ground.OPEC14PEC Gate DriveThe totem-pole output drive for the PFC M	
E7Setting for PFCThe peak-current setting for PFC.FBPW M8PWM Feedback InputThe control input for voltage-loop feedback through a 6.5kΩ resistance. Usually an ext circuit is connected to this pin.IPWM9PWM Current SenseThe current-sense input for the flyback PW provides the control input for peak-current- limiting.AGND10GroundSignal ground.SS11PWM Soft-StartDuring startup, the SS pin will charge an exi constant current source. The voltage on FE the event of a protection condition occurrin be quickly discharged.OPWM12PWM Gate DriveThe totem-pole output drive for the Flyback clamped under 17V to protect the MOSFEGND13GroundPower ground.OPEC14PEC Gate DriveThe totem-pole output drive for the PFC M	amplifier and the output of multiplier. Proper excellent input power factor via
FBPW 8 PWM Feedback Input through a 6.5kΩ resistance. Usually an ext circuit is connected to this pin. IPWM 9 PWM Current Sense The current-sense input for the flyback PW provides the control input for peak-current- limiting. AGND 10 Ground Signal ground. SS 11 PWM Soft-Start During startup, the SS pin will charge an ext constant current source. The voltage on FE the event of a protection condition occurrin be quickly discharged. OPWM 12 PWM Gate Drive The totem-pole output drive for the Flyback clamped under 17V to protect the MOSFE GND 13 Ground Power ground. OPEC 14 PEC Gate Drive The totem-pole output drive for the PFC M	
IPWM 9 PWM Current Sense provides the control input for peak-current- limiting. AGND 10 Ground Signal ground. SS 11 PWM Soft-Start During startup, the SS pin will charge an ex- constant current source. The voltage on FE the event of a protection condition occurrin be quickly discharged. OPWM 12 PWM Gate Drive The totem-pole output drive for the Flyback clamped under 17V to protect the MOSFE' GND OPEC 14 PEC Gate Drive The totem-pole output drive for the PFC M	of PWM stage. It is internally pulled high ernal opto-coupler from secondary feedback
SS 11 PWM Soft-Start During startup, the SS pin will charge an exconstant current source. The voltage on FE the event of a protection condition occurrin be quickly discharged. OPWM 12 PWM Gate Drive The totem-pole output drive for the Flyback clamped under 17V to protect the MOSFE GND 13 Ground Power ground. OPEC 14 PEC Gate Drive The totem-pole output drive for the PFC M	
SS 11 PWM Soft-Start constant current source. The voltage on FE the event of a protection condition occurrin be quickly discharged. OPWM 12 PWM Gate Drive The totem-pole output drive for the Flyback clamped under 17V to protect the MOSFE GND 13 Ground Power ground. OPEC 14 PEC Gate Drive The totem-pole output drive for the PFC M	
OPWM 12 PWM Gate Drive clamped under 17V to protect the MOSFE GND 13 Ground Power ground. OPEC 14 PEC Gate Drive The totem-pole output drive for the PEC M	kternal capacitor with a 50μA (RI=24KΩ) BPWM will be clamped by SS during startup. In g and/or PWM being disabled, the SS pin will
GND 13 Ground Power ground. OPEC 14 PEC Gate Drive The totem-pole output drive for the PEC M	
OPEC 114 PEC Gate Drive	
	OSFET. This pin is internally clamped under
VDD 15 Supply The power supply pin.	
RANGE 16 PFC Output Voltage Control Two-level output voltage setting for PFC. T reduced to improve efficiency. The RANGE voltage is lower than a threshold.	he PFC output voltage at low line can be \dot{r} pin has high impedance whenever the V_{RMS}
	nparator disables the PFC output driver if the his pin can be connected to FBPFC or it can be
FBPFC 18 Voltage Feedback Input for PFC The feedback input for PFC voltage loop. T pin is connected to the PFC output through	a divider network.
VEA 19 Error Amplifier Output for PFC Voltage Feedback Loop The error amplifier output for PFC voltage (usually a capacitor) is connected between results in a narrow bandwidth and improve	he inverting input of PFC error amplifier. This
IAC 20 Input AC Current This input is used to provide current refere	he inverting input of PFC error amplifier. This a divider network. feedback loop. A compensation network this pin and ground. A large capacitor value



Product Specification

SG6901A

BLOCK DIAGRAM





SG6901A

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{VDD}	DC Supply Voltage*	25	V
I _{AC}	Input AC Current	2	mA
V _{High}	OPWM, OPFC, IAC	-0.3 to +25.0	V
V _{Low}	Others	-0.3 to +7.0	V
P _D	Power Dissipation at $T_A < 50^{\circ}C$	1.15	W
TJ	Operating Junction Temperature	-40 to +125	°C
T _{STG}	Storage Temperature Range	-55 to +150	°C
R _{∉JC}	Thermal Resistance (Junction-to-Case)	23.64	°C/W
TL	Lead Temperature (Wave Soldering or Infrared, 10 Seconds)	260	°C
V _{ESD,HBM}	Electrostatic Discharge Capability, Human Body Model	4.5	KV
V _{ESD,MM}	Electrostatic Discharge Capability, Machine model	250	V

*All voltage values, except differential voltages, are given with respect to GND pin.

*Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
T _A	Operating Ambient Temperature*	-20 to +85	°C

*For proper operation.

ELECTRICAL CHARACTERISTICS

 V_{DD} =15V, T_A =25°C unless otherwise noted.

V_{DD} Section

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{DD-OP}	Continuously Operating Voltage				20	V
I _{DD-ST}	Start-up Current	$0V < V_{DD} < V_{DD-ON}$		10	25	μA
I _{DD-OP}	Operating Current	V _{DD} =15V; OPFC, OPWM open; R _I =24KΩ		6	10	mA
V _{DD-ON}	Start Threshold Voltage		11	12	13	V
V _{DD-OFF}	Minimum Operating Voltage		9	10	11	V
V _{DD-OVP}	V _{DD} OVP Threshold		23.5	24.5	25.5	V
t _{D-VDDOVP}	Debounce Time of V _{DD} OVP		8		25	μs

Oscillator Section

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
F _{osc}	PWM Frequency	R _i =24KΩ	62	65	68	KHz
Rı	RI Pin Resistance Range		15.6		47.0	KΩ
RI _{OPEN}	RI Pin Open Protection If R _I > RI _{open} , SG6901A Turns Off			200		KΩ
RI _{SHORT}	RI Pin Short Protection If R _i < RI _{short} , SG6901A Turns Off			2		KΩ



Product Specification

SG6901A

VRMS for UVP and RANGE

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{RMS-UVP-1}	RMS AC Voltage Under-Voltage Protection Threshold (with t _{UVP} delay)		0.75	0.8	0.85	V
V _{RMS-UVP-2}	Recovery Level on V _{RMS}		V _{RMS-UVP-1} + 0.16V	V _{RMS-UVP-1} + 0.18V	V _{RMS-UVP-1} + 0.2V	V
t _{D-PWM}	When UVP Occurs, Interval from PFC Off to PWM Off		t _{UVP-Min} +9		t _{UVP-Min} +1 4	ms
t _{UVP}	Under-Voltage Protection Delay Time*		150	195	240	ms
V _{RMS-H}	High V _{RMS} Threshold for RANGE Comparator		1.90	1.95	2.00	V
V _{RMS-L}	Low V _{RMS} Threshold for RANGE Comparator		1.55	1.60	1.65	V
t _{RANGE}	Range-Enable Delay Time		140	170	200	ms
Vol	Output Low Voltage of RANGE Pin	l₀=1mA			0.5	V
l _{он}	Output High Leakage Current of RANGE Pin	RANGE=5V			50	nA

* No delay for start-up.

PFC Stage

Voltage Error Amplifier

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{REF}	Reference Voltage		2.95	3.00	3.05	V
Av	Open-Loop Gain			60		dB
Zo	Output Impedance			110		KΩ
OVP _{PFC}	PFC Over-Voltage Protection (OVP Pin)		3.20	3.25	3.30	V
$\triangle OVP_{PFC}$	PFC Feedback Voltage Protection Hysteresis		60	90	120	mV
t _{ovp-pfc}	Debounce Time of PFC OVP		40	70	120	μs
V _{FBPFC-H}	Clamp-High Feedback Voltage		3.10	3.15	3.20	V
G _{FBPFC-H}	Clamp-High Gain			0.5		µA/mV
V _{FBPFC-L}	Clamp-Low Feedback Voltage		2.75	2.85	2.90	V
G _{FBPFC-L}	Clamp-Low Gain			6.5		mA/mV
I _{FBPFC-L}	Maximum Source Current		1.5	2.0		mA
I _{FBPFC-H}	Maximum Sink Current		70	110		μA
UVPFBPFC	PFC Feedback Under-Voltage Protection		0.35	0.40	0.45	V
t _{UVP-FBPFC}	Debounce Time of PFC UVP		40	70	120	μs

Current Error Amplifier

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
VOFFSET	Input Offset Voltage ((-) > (+))			8		mV
A	Open-Loop Gain			60		dB
BW	Unit Gain Bandwidth			1.5		MHz
CMRR	Common Mode Rejection Ratio	V _{CM} =0 to +1.5V		70		dB
V _{OUT-HIGH}	Output High Voltage		3.2			V
V _{OUT-LOW}	Output Low Voltage				0.2	V
I _{MR1} , I _{MR2}	Reference Current Source	R _i =24KΩ (I _{MR} =20+I _{RI} •0.8)	50		70	μA
l	Maximum Source Current		3			mA
I _H	Maximum Sink Current			0.25		mA



Product Specification

SG6901A

Peak Current Limit

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I _P	Constant Current Output	R _i =24KΩ	90	100	110	μA
Vpr	Peak Current Limit Threshold Voltage	V _{RMS} =1.05V	0.15	0.20	0.25	V
	Cycle-by-Cycle Limit (V _{SENSE} < V _{PK})	V _{RMS} =3V	0.35	0.40	0.45	V
t _{PD-PFC}	Propagation Delay				200	ns
t _{LEB-PFC}	Leading-Edge Blanking Time		270	350	450	ns

Multiplier

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I _{AC}	Input AC Current	Multiplier Linear Range	0		360	μA
I _{MO-max}	Maximum Multiplier Current Output	R _I =24KΩ		250		μA
I _{MO-1}	Multiplier Current Output (Low-line, High-power)	V _{RMS} =1.05V; I _{AC} =90μA; V _{EA} =7.5V; R _I =24KΩ	200	250	280	μA
I _{MO-2}	Multiplier Current Output (High-line, High-power)	V _{RMS} =3V; I _{AC} =264μA; V _{EA} =7.5V; R _I =24KΩ	65	85		μA
VIMP	Voltage of IMP Open		3.4	3.9	4.4	V

PFC Output Driver

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vz	Output Voltage Maximum (Clamp)	V _{DD} =20V		16	18	V
V _{OL-PFC}	Output Voltage Low	V _{DD} =15V; I _O =100mA			1.5	V
t _{PFC}	Interval OPFC Lags Behind OPWM at Start-up		9.0	11.5	14.0	ms
V _{OH-PFC}	Output Voltage High	V _{DD} =13V; I _O =100mA	8			V
t _{R-PFC}	Rising Time	V _{DD} =15V; C _L =5nF; O/P=2V to 9V	40	70	120	ns
t _{F-PFC}	Falling Time	V _{DD} =15V; C _L =5nF; O/P=9V to 2V	40	60	110	ns
DCY _{MAX}	Maximum Duty Cycle		93		98	%

PWM Stage

FBPWM

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
A _{v-PWM}	FB to Current Comparator Attenuation		2.5	3.1	3.5	V/V
Z _{FB}	Input Impedance		4	5	7	KΩ
I _{FB}	Maximum Source Current		0.8	1.2	1.5	mA
FB _{OPEN-LOOP}	PWM Open-Loop Protection voltage		4.2	4.5	4.8	V
t _{open-pwm}	PWM Open-Loop Protection Delay Time		45	56	70	ms
+	Interval of PWM Open-Loop Protection		450	600	750	
COPEN-PWM-Hiccup	Reset		450	000	750	ms



Product Specification

SG6901A

PWM-Current Sense

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{PD-PWM}	Propagation Delay to Output	VDD=15V,OPWM<=9V	60		120	ns
V _{LIMIT-1}	Peak Current Limit Threshold Voltage1	RANGE=Open	0.65	0.70	0.75	V
V _{LIMIT-2}	Peak Current Limit Threshold Voltage2	RANGE=Ground	0.60	0.65	0.70	V
t _{LEB-PWM}	Leading-Edge Blanking Time		270	350	450	ns
		△V _S =△V _{SLOPE} x (T _{on} /T)				
$ riangle V_{SLOPE}$	Slope Compensation	△V _s : Compensation Voltage	0.45	0.50	0.55	V
		Added to Current Sense				

PWM Output Driver

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{Z-PWM}	Output Voltage Maximum (Clamp) V _{DD} =20V			16	18	V
V _{OL-PWM}	Output Voltage Low V _{DD} =15V; I _O =100mA				1.5	V
V _{OH-PWM}	Output Voltage High	V _{DD} =13V; I _O =100mA	8			V
t _{R-PWM}	Rising Time	V _{DD} =15V; C _L =5nF; O/P=2V to 9V	30	60	120	ns
t _{F-PWM}	Falling Time	V _{DD} =15V; C _L =5nF; O/P=9V to 2V	30	50	110	ns
DCYMAXPWM	Maximum Duty Cycle		73	78	83	%

OTP Section

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I _{OTP}	OTP Pin Output Current	R _i =24KΩ	90	100	110	μA
V _{OTP-ON}	Recovery Level on OTP		1.35	1.40	1.45	V
V _{OTP-OFF}	OTP Threshold Voltage		1.15	1.20	1.25	V
t _{otp}	OTP Debounce Time		8		25	μs

Soft-Start Section


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I _{SS}	Constant Current Output for Soft-Start	R _⊺ =24KΩ	44	50	56	μA
R _D	Discharge R _{DSON}			470		Ω





Product Specification


SG6901A


TYPICAL CHARACTERISTICS



















SG6901A













SG6901A
















95 110 125

80







- 12 -



OPERATION DESCRIPTION

SG6901A is a highly integrated PFC/PWM combination controller. Many functions and protections are built in to provide a compact design. The following sections describe the operation and function.

Switching Frequency and Current

Sources

The switching frequency of SG6901A can be programmed by the resistor R_I connected between RI pin and GND. The relationship is:

$$F_{\text{OSC}} = \frac{1560}{R_1 (k\Omega)} (kHz) \dots (1)$$

For example, a 24K Ω resistor R_I results in a 65KHz switching frequency. Accordingly, a constant current, I_T, flows through R_I:

$$I_{T} = \frac{1.2V}{R_{I} (k\Omega)} (mA)$$
(2)

I_T is used to generate internal current reference.

Line Voltage Detection (VRMS)

Figure 1 shows a resistive divider with low-pass filtering for line-voltage detection on the VRMS pin. The V_{RMS} voltage is used for the PFC multiplier, brownout protection, and range control.

For brownout protection, the SG6901A is disabled with 195ms delay time if the voltage V_{RMS} drops below 0.8V.

For PFC multiplier and range control, refer to section below for more details.




FIG.1 Line Voltage Detection Circuit

SG6901A

PFC Output Voltage Control (RANGE)

For an universal input (90 ~ $264V_{AC}$) power supply applying active boost PFC and flyback as a second stage, the output voltage of PFC is usually designed around 250V at low line and 390V at high line. This can improve the efficiency at low-line input. The RANGE pin (open-drain structure) is used for the two-level output voltage setting.

Figure 2 shows the RANGE output that programs the PFC output voltage. The RANGE output is shorted to ground when the V_{RMS} voltage exceeds V_{RMS-H} (1.95V) while it is of high impedance (open) whenever the V_{RMS} voltage drops below V_{RMS-L} (1.6V). The output voltages can be designed using equations:

$$\begin{aligned} \text{Range} &= \text{Open} \Rightarrow \text{V}_{\text{O}} = \frac{\text{R}_{\text{A}} + \text{R}_{\text{B}}}{\text{R}_{\text{B}}} \times 3\text{V} \\ \text{Range} &= \text{Ground} \Rightarrow \text{V}_{\text{O}} = \frac{\text{R}_{\text{A}} + \left(\text{R}_{\text{B}} / / \text{R}_{\text{C}}\right)}{\left(\text{R}_{\text{B}} / / \text{R}_{\text{C}}\right)} \times 3\text{V} \end{aligned} \tag{3}$$




FIG.2 Range Control Two-Level Output Voltage



Interleave Switching

The SG6901A uses interleaved switching to synchronize the PFC and flyback stages, which reduces switching noise and spreads the EMI emissions. Figure 3 shows off-time, T_{OFF} , inserted between the turn-off of the PFC gate drive and the turn-on of the PWM.




FIG.3 Interleaved Switching Pattern

PFC Operation

The purpose of a boost active power factor corrector (PFC) is to shape the input current of a power supply. The input current waveform and phase follow that of the input voltage. Average-current-mode control is utilized for continuous-current-mode operation for the PFC booster. With the innovative multi-vector control for voltage loop and switching charge multiplier-divider for current reference, excellent input power factor is achieved with good noise immunity and transient response. Figure 4 shows the total control loop for the average-current-mode control circuit of SG6901A.

The current source output from the switching charge multiplier-divider can be expressed as:

$$I_{MO} = K \times \frac{I_{AC} \times V_{EA}}{V_{RMS}^{2}} (\mu A) \quad$$
(4)

As shown in Figure 4, the current output from IMP pin, I_{MP} , is the summation of I_{MO} and I_{MR1} . I_{MR1} and I_{MR2} are identical fixed-current sources used to pull high the operating point of the IMP and IPFC pins since the voltage across R_S goes negative with respect to ground. Constant current sources I_{MR1} and I_{MR2} are typically 60µA.

Through the differential amplification of the signal across R_s , better noise immunity is achieved. The output of I_{IEA} is compared with an internal sawtooth and the pulse width for PFC is determined. Through the average current-mode control loop, the input current I_s is proportional to I_{MO} :

$$I_{MO} \times R_2 = I_S \times R_S - \dots$$
 (5)

According to Equation 5, the minimum value of R_2 and maximum of R_s can be determined since I_{MO} should not exceed the specified maximum value.

There are different concerns in determining the value of the sense resistor R_s . The value of R_s should be small enough to reduce power consumption, but large enough to maintain the resolution. A current transformer (CT) may be used to improve efficiency of high-power converters.

To achieve good power factor, the voltage for V_{RMS} and V_{EA} should be kept as constant as possible, according to Equation 4. Good RC filtering for V_{RMS} and narrow bandwidth (lower than the line frequency) for voltage loop are suggested for better input current shaping. The transconductance error amplifier has output impedance Z_0 and a capacitor C_{EA} (1 μ F ~ 10 μ F) should be connected to ground. This establishes a dominant pole f1 for the voltage loop:

$$\mathbf{f}_1 = \frac{1}{2\pi \times \mathbf{Z}_0 \times \mathbf{C}_{\mathsf{EA}}} \tag{6}$$

The average total input power can be expressed as:

$$Pin = V_{IN(rms)} \times I_{IN(rms)}$$

$$\propto V_{RMS} \times I_{MO}$$

$$\propto V_{RMS} \times \frac{I_{AC} \times V_{EA}}{V_{RMS}^2} \qquad (7)$$

$$\propto V_{RMS} \times \frac{\frac{Vin}{R_{AC}} \times V_{EA}}{V_{RMS}^2}$$

$$= \sqrt{2} \times \frac{V_{EA}}{R_{AC}}$$

From Equation 7, V_{EA} , the output of the voltage error amplifier, controls the total input power and the power delivered to the load.



SG6901A




FIG.4 Average-Current-Mode Control Loop

Multi-Vector Error Amplifier

Although the PFC stage has a low bandwidth voltage loop for better input power factor, the innovative multi-vector error amplifier provides a fast transient response to clamp the overshoot and undershoot of the PFC output voltage.

Figure 5 shows the block diagram of the multi-vector error amplifier. When the variation of the feedback voltage exceeds $\pm 5\%$ of the reference voltage, the transconductance error amplifier adjusts its output impedance to increase the loop response.




FIG. 5 Multi-Vector Error Amplifier

PFC Over-Voltage Protection

Using a voltage divider from the output of PFC to the OVP pin, the PFC output voltage can be safely protected.

Once the voltage on the OVP pin is over OVP_{PFC} , the OPFC is disabled. THE OPFC is not enabled again until the OVP voltage falls below OVP_{PFC} .


Cycle-by-Cycle Current Limiting

SG6901A provides cycle-by-cycle current limiting for both PFC and PWM stages. Figure 6 shows the peak current limit for the PFC stage. The PFC gate drive is terminated once the voltage on the ISENSE pin goes below V_{PK} .

The voltage of V_{RMS} determines the voltage of V_{PK} . The relationship between V_{PK} and V_{RMS} is shown in Figure 6.

The amplitude of the constant current, I_P , is determined by the internal current reference according to the equation:

$$I_{\rm P} = 2 \times \frac{1.2V}{R_{\rm I}} \quad \tag{8}$$



SG6901A

PFC / Flyback PWM Controller




FIG. 6 V_{RMS} Controlled Current Limiting

The peak current of the I_{SENSE} is given by ($V_{\text{RMS}} < 1.05 \text{V}$):

$$I_{SENSE_peak} = \frac{(I_{p} \times R_{p}) - 0.2V}{R_{s}} \quad \dots \tag{9}$$

Flyback PWM and Slope Compensation

As shown in Figure 7, peak-current-mode control is utilized for flyback PWM. The SG6901A inserts a synchronized 0.5V ramp at the beginning of each switching cycle. This built-in slope compensation ensures stable operation for continuous current-mode operation.




FIG. 7 Peak Current Control Loop

When the IPWM voltage, across the sense resistor, reaches the threshold voltage (0.9V), the OPWM is turned off after a small propagation delay t_{PD-PWM} .

To improve stability or prevent sub-harmonic oscillation, a synchronized positive-going ramp is inserted at every switching cycle.

Limited Power Control

Every time the output of power supply is shorted or overloaded, the FBPWM voltage increases. If the FBPWM voltage is higher than a designed threshold, $FB_{OPEN-LOOP}$ (4.5V) for longer than $t_{OPEN-PWM}$ (56ms), the OPWM is turned off.

As long as the voltage on the VDD pin is larger than V_{DD-OFF} (minimum operating voltage), the OPWM is not enabled. This protection is reset every $t_{OPEN-PWM-Hiccup}$ interval. A low-frequency hiccup mode protection prevents the power supply from being overheated under overloading conditions.

Over-Temperature Protection

SG6901A provides an OTP pin for over-temperature protection. A constant current is output from this pin. If R_I is equal to 24K Ω , the magnitude of the constant current is 100 μ A. An external NTC thermistor must be connected from this pin to ground, as shown as Figure 8. When the OTP voltage drops below $V_{OTP-OFF}$ (1.2V), SG6901A is disabled and does not recover until OTP voltage exceeds V_{OTP-ON} (1.4V).




FIG. 8 OTP Function

Soft-Start

During start-up of PWM stage, the SS pin charges an external capacitor with a constant current source. The voltage on FBPWM is clamped by the SS voltage during start-up. In the event of a protected condition and/or PWM disabled, the SS pin quickly discharges.


Gate Drivers

SG6901A output stage is a fast totem-pole gate driver. The output driver is clamped by an internal 18V Zener diode to protect the external power MOSFET.



SG6901A

PACKAGE INFORMATION 20 PINS – PLASTIC SOP (S)



Dimensions:

Cumphed	Millimeter			Inch		
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
Α	2.362		2.642	0.093		0.104
A1	0.101		0.305	0.004		0.012
A2	2.260		2.337	0.089		0.092
b		0.406			0.016	
С		0.203			0.008	
D	12.598		12.903	0.496		0.508
E	7.391		7.595	0.291		0.299
е		1.270			0.050	
Н	10.007		10.643	0.394		0.419
L	0.406		1.270	0.016		0.050
F		0.508X45°			0.020X45°	
у			0.101			0.004
θ \bullet	0°		8°	0°		8°



SG6901A

FAIRCHILD

SEMICONDUCTOR.

TRADEMARKS

The following are registered and unregistered trademarks and service marks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx[®] Build it Now[™] CorePLUS[™] *CROSSVOLT*[™] CTL[™] Current Transfer Logic[™] EcoSPARK[®] F[®] Fairchild[®] Fairchild[®] Fairchild Semiconductor[®] FACT Quiet Series[™] FACT[®]

Green FPS™ Green FPS™e-Series™ GTO™ і-∟о™ IntelliMAX™ ISOPLANAR™ MegaBuck™ MICROCOUPLER™ MicroFET™ MicroPak™ MillerDrive™ Motion-SPM™ OPTOLOGIC® OPTOPLANAR[®] PDP-SPM™ Power220[®]

Power247[®] POWEREDGE[®] Power-SPM[™] Programmable Active Droop[™] QFET[®] QT Optoelectronics[™] Quiet Series[™] RapidConfigure[™] SMART START[™] SPM[®] STEALTH[™] SuperFET[™] SuperFET[™] SuperSOT[™]-6

SyncFET™ The Power Franchise® TinyBoost™ TinyBuck™ TinyLogic® TINYOPTO™ TinyPWer™ TinyPWM™ TinyWire™ µSerDes™ UHC® UniFET™ VCX™

SuperSOT™-8

DISCLAIMER

FAST®

FPS™

FRFET®

FastvCore™

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

Global Power Resource^{su}

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS
Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.

Rev. 131